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Abstract
In the converging world of High Performance Computing and Big Data, moving data is becoming
a critical aspect of performance and energy eﬃciency. In this paper we present the Advanced
DAta Movement Analysis Toolkit (ADAMANT), a set of tools to capture and analyze data
movement within an application, and to aid in understanding performance and energy eﬃciency
in current and future systems. ADAMANT identiﬁes all the data objects allocated by an
application and uses instrumentation modules to monitor relevant events (e.g. cache misses).
Finally, ADAMANT produces a per-object performance proﬁle.
In this paper we demonstrate the use of ADAMANT in analyzing three applications, BT,
BFS, and Velvet, and evaluate the impact of diﬀerent memory technology. With the information
produced by ADAMANT we were able to model and compare diﬀerent memory conﬁgurations
and object placement solutions. In BFS we devised a placement which outperforms caching,
while in the other two cases we were able to point out which data objects may be problematic
for the conﬁgurations explored, and would require refactoring to improve performance.
Keywords: proﬁling, memory system, caches, modeling, computer architecture
1 Introduction
Data movement is a critical aspect of data-intensive computing, by deﬁnition, and going forward
it will be a critical aspect of any extreme scale computation. There are a number of essential
challenges that stem from the technological changes that drive the cost of moving data higher
relative to the cost of executing instructions. This cost inversion holds true both for performance
and energy, and projections for future systems suggest that it will continue, at least for a few
more technology generations.
This process has been deﬁned as a data red shift : the data is moving farther away from the
computing as the performance gap between communication latency and computing throughput
widens [24]. The so called Memory Wall is just evidence of this transition, from systems with
slow ﬂoating point operations (several cycles per operation) and fast load/store operations (one
Procedia Computer Science
Volume 80, 2016, Pages 450–460
ICCS 2016. The International Conference on Computational
Science
450 Selection and peer-review under responsibility of the Scientiﬁc Programme Committee of ICCS 2016
c© The Authors. Published by Elsevier B.V.
operation per cycle), to fast ﬂoating point operations (several operations completed per cycle)
and slow load/store operations (hundreds of cycles per operation) [29].
Several architectural features and workload optimizations compensate for the gap between
data movement and computing. For example, a large fraction of on-die resources are dedicated
to caches and prefetch engines to hide the latency of data access, often at the expense of energy
eﬃciency [7].
Future systems will employ even more complex, heterogeneous, and deeper memory hierar-
chies. Beginning with heterogeneous systems and accelerators, which in most cases feature fast
memory residing on the accelerator package, it became necessary to transfer data between the
memories via PCIe lanes. As a result, managing and optimizing data transfers is of primary
importance in order to take advantage of accelerators. Programming models like CUDA pro-
vide APIs to explicitly control transfers [8], but do not provide support to optimize transfers;
research eﬀorts have explored programming models and domain-speciﬁc solutions to manage
transfers automatically. Other accelerators feature fast user-managed memory pools. For ex-
ample, the current Xeon Phi (i.e. Knights Corner [14]) has access to the host memory and
a pool of GDDR memory, with the latter being smaller but with greater bandwidth than the
host memory; similarly, the next generation Xeon Phi (i.e. Knights Landing) will feature on
package MCDRAM memory.
Other solutions are designed to reduce the power draw of the processor, like scratchpad
memories and software-managed on-chip memories. In contrast to the situation with caches,
that automatically store frequently accessed data, the programmer has to explicitly manage
transfers to and from the scratchpads. The advantage is that the structure of scratchpad
memories is very simple (compared to the structure of caches) and therefore much more eﬃcient.
The disadvantage is that scratchpad memories must be explicitly managed, which is a signiﬁcant
burden for the programmer. Several research eﬀorts explored compiler support and other type
of analysis to automatically devise optimal management strategies [25, 27].
Finally, to address the capacity needs of many-core processors, emerging non-volatile mem-
ory (NVM) technology that oﬀer close to DRAM level of performance and endurance will be
employed to increase the capacity of main memory with virtually no static power draw. The
adoption of NVM to expand the capacity of main memory will deepen the memory hierar-
chy further. In addition, locality becomes even more crucial to avoid performance and energy
eﬃciency penalties, and most NVM technologies have asymmetric read write characteristics:
writes are slower and require more energy than reads; optimizing data movement for com-
plex asymmetric memory hierarchy will require dealing with locality as well as access pattern
characteristics, including distinguishing read and write operations.
As the hierarchy grows deeper, more complex, and heterogeneous, a greater understanding of
data movement within large scale applications is required in order to use the memory hierarchy
eﬃciently. New methodologies and tools are needed to capture and analyze data-movement
across all the layers of the hardware/software stack, in order to understand data-movement and
devise optimal policies, and eventually control and manage data movement accordingly.
In this paper we present the Advanced DAta Movement Analysis Toolkit (ADAMANT). The
tools are a product of our research in capturing, analyzing, and understanding data movement
in high performance and data intensive computing. Speciﬁcally, ADAMANT includes tools to
create per data object characterizations of the data movement within an application, to inform
algorithm design and tuning, devise optimal data placement, and to manage data movement
improving locality and optimizing performance and eﬃciency.
The remainder of the paper is organized as follows. Section 2 describes related work. Section
3 describes the design of ADAMANT in detail. In Section 4 we present the results of applying
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ADAMANT to analyze three applications and model performance. In Section 5 we conclude
and discuss future work.
2 Related Work
In order to characterize the performance and the eﬃciency of an application, proﬁling and
tracing tools typically focused on instruction-based characterizations. Many tools use instru-
mentation, both of source code and binary, to insert probes that periodically collect perfor-
mance information. The Tuning and Analysis Utilities (TAU) [26], the PMaC framework [6],
the HPCToolkit [1], and several others [22], are examples of libraries and tools that rely on
instrumentation to proﬁle the behavior of the application. Code constructs are characterized
by their overall behavior, mostly focusing on cache hit misses, lacking the data object speciﬁc
information that is necessary when optimizing data placement in complex memory hierarchies.
Recently, the HPCToolkit [18] added a functionality to associate high latency instructions
with data objects; while this eﬀort acknowledges the importance of data movement in per-
formance proﬁling, it still addresses the data movement problem with a perspective that is
centered on instructions. Similarly, MemAxes visualizes hardware events associated to long
latency memory accesses, and shows the instructions and the data structures involved [12].
Other tools concerned with data movement address costly transfer between nodes in Non-
Uniform Memory Access NUMA) architectures [15, 21, 12, 19], and detect problematic access
patterns in threaded codes, like false sharing and contention.
In ADAMANT, data objects are central to the proﬁle and its view is centered on under-
standing the dynamics of data movement across the system and throughout the phases of the
program.
Virtually, all proﬁling tools rely on hardware events, such as cache hits and misses. Both
Intel’s [13] and AMD’s instruction sets architecture [2] deﬁne sets of hardware performance
counters to collect performance data and estimate the power draw. Most of these are archi-
tectural features deﬁned as Model Speciﬁc Registers (MSR), Precise Event Based Sampling,
Running Average Power Limit (RAPL) [13], and Instruction Based Sampling (IPB) [10]. While
it is possible to directly access registers via inline assembly, special devices, and ﬁle systems
(e.g. the Model Speciﬁc Register module or the system ﬁle system in Linux), the Performance
Application Programmer Interface (PAPI) provides an interface that tool developers and pro-
grammers can use to conveniently and portably access hardware performance counters [23].
Tools that do not use hardware performance counters rely on diﬀerent metrics to quantify
locality. Reuse distance is such a platform-independent metric: assuming a given granularity
(e.g. cache line size), a reference to a certain address has reuse distance d, where d is the
number of unique addresses referenced since the last reference to that address [11, 9]. Reuse
distance can be used to characterize locality and approximate the behavior caches (hardware
or software). However, while reuse distance can be used to approximate cache hit rates, it is
expensive to compute and several tools use sampling to limit the overhead [5, 17].
Hardware counters constitute the foundation of most proﬁling tools. With ADAMANT
we adopt a hybrid approach that leverages both hardware performance counters and simula-
tion. ADAMANT can collect information from diﬀerent modules based on instrumentation and
simulation, as well as hardware counters. The advantage of this approach is ﬂexibility; with
simulators it is possible to observe the behavior and collect information otherwise not available
in the hardware, and more importantly, it makes it possible to study hardware that is not
available or simply does not exist (e.g. prototype evaluation and co-design). The drawback
of simulation is the resulting slowdown in the application. For this reason, tools deﬁned to
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Figure 1: Deployment diagram of ADAMANT’s main library and modules.
use binary instrumentation, such as the tools in pin [20] and in PEBIL [16], can be used for
characterization and analysis with great level of detail by utilizing simulation, but cannot be
used in a runtime system that controls data dynamically. With ADAMANT, we want to oﬀer
a range of capabilities that span from analysis to dynamic control of data movement.
3 ADAMANT
The main analysis tools in ADAMANT correspond to phases of the analysis process. The phases
are: capturing the life cycle of data object, capturing data movement, infer data access patterns
and search potential optimizations. To analyze an application, ADAMANT is preloaded when
a program is ﬁrst loaded into memory; this applies also to parallel programs in which each
MPI process is attached to an instance of ADAMANT and produces a characterization ﬁle.
Figure 1 shows the components of the application and ADAMANT. When loaded, ADAMANT
has access to the application binary and from it, it reads the path to other dynamically linked
libraries. ADAMANT itself is linked to characterization modules that collect relevant events
during program execution. Throughout this process, ADAMANT maintains a database of data
objects and associated events. Finally, the database of objects and related characterization
information is stored in a ﬁle. This Section describes the components of ADAMANT and the
three analysis phases.
The ﬁrst step toward capturing and understanding data movement is to identify all the
data objects of the application. ADAMANT captures the data objects used by the application
and stores relevant information about them (e.g. number of references). Data objects are
allocated in three ways: statically (e.g. in the data section of a program), dynamically (e.g.
on the heap), and automatically (e.g. on the stack). Statically allocated data is identiﬁed
immediately by reading the symbol tables in the binaries of the application and the libraries
that are dynamically linked to it; the information collected forms the basis of the data object
database that it maintains throughout execution. Dynamically allocated and automatically
allocated data come into existence at runtime in a control-ﬂow and input dependent manner. To
capture dynamically allocated objects, ADAMANT deﬁnes wrapper functions for all standard
memory allocation routines. Any time that an allocation takes place, the set of objects is
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updated by inserting the new object, which is identiﬁed by its starting address. When an object
is freed, the corresponding element in the set is marked as free. Finally, automatically allocated
objects are represented as a whole by a [stack] object discovered by reading the memory mapping
of the process. The current assumption is that automatic variables have a secondary role with
respect global and dynamically allocated objects, and therefore the overhead of distinguishing
between data objects corresponding to diﬀerent variables and updating ADAMANT internal
structures for every frame placed on the stack is not justiﬁed.
As data objects are identiﬁed, events that represent low-level data movement, such as trans-
fer between DRAM and caches, are captured and associated to them. Events are captured by
modules, as shown in Figure 1 (e.g. PEBIL), that either simulate such events or read hardware
counters to detect their occurrence. Relevant events include memory references that trigger
cache hits (or misses), and possibly access main memory. In addition, events carry information
such as the instruction that triggered them and the address referenced. The latter is used to
identify which object is accessed within the set of objects and to associate the events to it.
While a program executes, the modules collect events and streams the events to ADAMANT,
which associates events to data objects and collects per data object statistics. At the end,
ADAMANT produces an execution proﬁle for post-mortem analysis.
Finally, the focus is on creating a high level view of data movement useful for performance
modeling, application and system tuning, and adaptive run-time strategies. To achieve such a
view, data collected on data objects must be related to programming constructs and displayed
in an intelligible way. To do so, we developed scripts to aggregate data into summary tables
and bin objects by size or reference counts. This is still a primitive process and we continue
to reﬁne post-processing tools that parse the data collected by the instrumentation run and
provide better per object summaries.
4 Case Studies
In this section we illustrate the use of ADAMANT in three case studies. In each case we
compare three system conﬁgurations that employ non-volatile memory (NVM) to a base system,
which includes no NVM (DRAM only, we refer to the this conﬁguration as Base). In the ﬁrst
conﬁguration, NVM is used as main memory and a DRAM pool of 16MB of memory per core is
used as L4 cache (we refer to this conﬁguration as 4LC); in the second conﬁguration, the main
memory is partitioned into a DRAM NUMA node and an NVM NUMA node, and memory
objects can be allocated oﬀ either one (we refer to this conﬁguration as hybrid main memory,
HMM), and in the third, there is no DRAM and the main memory is a single NVM memory (we
refer to this conﬁguration as NMM). In all three conﬁgurations, it is assumed that the cost of
accessing NVM is 3 times higher for reads and 5 times higher for writes than that of accessing
DRAM. The proﬁle collected using ADAMANT is used to model the average memory access
time (AMAT), and determine which of the three conﬁgurations suﬀers the least slowdown with
respect to a DRAM-only reference system [28].
4.1 Methodology
The studies are conducted by using the PEBIL binary instrumentation tool to simulate the cache
hit rates of the diﬀerent system conﬁgurations. PEBIL captures the address stream and passes
it through a cache simulator conﬁgured to simulate an IvyBridge system (the base system)
and the NVM conﬁgurations described. The corresponding cache and memory events from the
simulator are streamed to ADAMANT, which associates these events to its data objects. This
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process takes place at runtime (slowdown can vary and can be as high as 100x) and the address
trace is not stored; rather, only the generated events are counted and associated to the objects.
The cache conﬁgurations take into account that multiple processes share a cache by splitting
the cache size evenly. The characteristics of the base system and the three NVM conﬁgurations
are summarized in Table 1.
Name L1 L2 L3 L4 DRAM NVM
main memory main memory
Base 32KB 256KB 2.5MB/core 0 4GB/core 0
4LC 32KB 256KB 2.5MB/core 16MB/core 0 4GB/core
HMM 32KB 256KB 2.5MB/core 0 16MB/core 4GB/core
NMM 32KB 256KB 2.5MB/core 0 0 4GB/core
Table 1: Memory system conﬁgurations. A 0 indicates that a memory is not present. 4GB/core
of main memory is suﬃcient to hold the memory footprint of any the applications in the case
studies.
ADAMANT’s output is then used to model AMAT as shown in Equation 1. Equation
1 accounts for the latency of any load and store reference, as indicated by the count of the
operations represented by variables ld and st which are multiplied by the corresponding latency
variables lat; the sum is for each level of the hierarchy (subscript l in the sum) and to obtain
the average, the sum is divided by the total number of memory references (ldtot and sttot).
AMAT is then used to compare the relative performance of the diﬀerent conﬁgurations.
AMAT =
∑mem
l=1 ldl × latldl + stl × latstl
ldtot + sttot
(1)
4.2 NAS BT
The BT benchmark is a benchmark of the NAS parallel benchmark suite (NPB [4]). BT is part
of the core CFD kernels of NPB and exhibits somewhat less parallelism and scalability than
other CFD kernels; for this reason, using a smaller set of large-memory nodes is a viable option.
The benchmark is coded in Fortran and it allocates its variables statically. In this case,
ADAMANT can easily ﬁnd the data objects corresponding to the variables from the binary,
including their names and size, as shown in Table 2.
Table 2 shows the objects with their size and the distribution of references (hit rates and
other metrics are not shown for sake of simplicity). It should be noticed that most of the
memory references (load and store operations) address the three largest objects but, unlike the
stack and work 1d, which are accessed in the caches, ﬁelds is often reached in main memory.
In addition, the latter is also so large that it accounts for most of the memory footprint, and
in the HMM conﬁguration, the only option is to allocate it in NVM.
The resulting AMAT has a slowdown of 2.13x for HMM relative to base, which is the same
as if all objects were allocated in NVM (NMM). On the other hand, in the 4LC conﬁguration,
the slowdown is 2.02x, which is still quite high due to the poor locality in accessing ﬁelds. De-
pending on the optimization goals, employing a DRAM cache may lead to a small performance
improvement; overall, the poor locality in accessing ﬁelds makes this application memory bound
and therefore very sensitive to an increase in memory latency.
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Objects Size (B) Footprint% Ref% Mld% Mst% Mem%
ﬁelds 1705261136 100.0 26.9 100.0 99.9 100.0
[stack] 135168 0.0 38.0 0.0 0.0 0.0
work lhs 84824 0.0 27.1 0.0 0.1 0.0
work 1d 13696 0.0 1.7 1 0.0 0.0 0.0
constants 1280 0.0 6.4 0.0 0.0 0.0
partition 372 0.0 0.0 0.0 0.0 0.0
mpistuﬀ 36 0.0 0.0 0.0 0.0 0.0
global 24 0.0 0.0 0.0 0.0 0.0
Table 2: Data objects of the BT benchmark sorted by size. The table also shows the percentage
of memory references (Ref%) and the percentage of main memory accesses (Mem%) also divided
by type (Mld% for loads, Mst% for stores).
4.3 Graph500-BFS
Graph500 is a benchmark designed to rank supercomputers for their ability to solve data-
intensive problems [3]. Graph500 includes three kernels that are integer and memory intensive.
One such kernel is the parallel Breadth-First-Search (BFS) kernel that we used in these exper-
iments.
In the BFS kernel, a randomly generated graph is distributed across the nodes (also ran-
domly), which then build a BFS tree in parallel. Table 3 shows the most relevant variables used
in the BFS kernel. These variables are dynamically allocated and their names are discovered
by recording the state of the stack at the time of allocation (this information is also associated
to the data objects set maintained by ADAMANT) and by inspecting the code. In particular,
we notice that there is a graph structure (edgemem), the stack, and then there are queues,
variables, and buﬀers used for communication.
Objects Size (B) Footprint% Ref% Mld% Mst% Mem%
edgemem 134217728 88.6 0.4 88.0 0.0 73.3
has edges 4194312 2.8 0.0 10.4 0.0 8.7
pred, g oldq, g newq 4194304 8.2 0.1 1.4 99.5 17.8
[stack] 135168 0.1 73.2 0.0 0.0 0.0
g outgoing,
g visited 65536 0.0 0.7 0.1 0.5 0.2
g recvbuf 4096 0.0 1.0 0.0 0.0 0.0
g outgoing counts,
g outgoing reqs 128 0.0 1.3 0.0 0.0 0.0
g outgoing reqs active 64 0.0 10.8 0.0 0.0 0.0
lgsize, rank, size 4 0.0 12.1 0.0 0.0 0.0
Table 3: Data objects of the BFS kernel sorted by size. The table shows the percentage of the
memory footprint and the percentage of main memory accesses (Mem%) also divided by type
(Mld% for loads, Mst% for stores).
edgemem is never modiﬁed by the BFS kernel, so while it occupies over 88% of the memory
footprint, only loads access that object in memory. In addition, almost all of the remaining
references that are not ﬁltered by the caches involve four objects, of approximately 4MB each.
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(a) Distribution of memory blocks in reference
bins.
(b) Hit rates of all allocated blocks.
Figure 2: Blocks characterization: binning by reference and hit rates for all the blocks allocated.
We then compare the 4LC with HMM in which has edges, pred, g oldq, and g newq are stored
in DRAM. With 4LC, the slowdown is 1.09x relative to base, which is a slight improvement over
the 1.10x for NMM. However, for HMM with the objects placement devised, the slowdown is
1.06x. In this case, a careful placement outperforms the LRU policy of the caches. Overall, while
the memory footprint is large, there is enough locality in few objects to make this algorithm
suitable for an NVM conﬁguration with a DRAM cache, or even better a software managed
memory pool.
4.4 Velvet
Velvet is a DNA assembler designed for short reads [30] that implements a de novo assembly
algorithm. The structure of memory objects created in Velvet is very complex, because of the
nature of the algorithm, and in fact it reﬂects the way the algorithm creates a large graph of
small objects. The distribution of the thousands of objects created, divided into bins by their
size and by the number of memory references, reveals that only few bins are important, in terms
of objects, size, and memory references (not shown for sake of space). Nevertheless, it is very
diﬃcult to rely on the binning to devise a suitable placement policy. In particular, a careful
analysis of the bins reveals that as much as 95.6% of the memory footprint is concentrated in
a single size bin (512KB), and that the same size bin aggregates 96.3% of the references that
reach main memory.
This is not a coincidence and in fact, by inspecting the code it was discovered that the
application implements a custom memory allocation layer. The allocation layer allocates 128-
page blocks of memory, that it then distributes to allocation requests within the code. As a
result, neither the allocation point in the code (which is always the same) or the size is indicative
of the use of the data objects. In these conditions it is hard to devise any placement policy.
Figure 2 shows the diﬀerence in references and locality between these blocks. Most of
the 6739 blocks are referenced by less than 100000 instructions, and only few hundreds are
referenced by more than 300000 instructions; also locality varies greatly: while the L2 hit rate
is very low for all (not visible in the plot), there is great variability in L1 hit rates (from less
than 50% to over 97%) and L3 hit rates.
For the 4LC conﬁguration, the slowdown is 2.38x relative to base, whereas for NMM is 2.56x.
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For HMM, we are limited to select 32 such blocks and place them in DRAM while placing the
rest in NVM. The selection, which we based on the number of main memory operations in
an attempt to reduce the number of NVM accesses, results in a 2.53x slowdown, which is a
slight improvement over NMM. In this case, the characteristics of the allocator obfuscate any
potential access pattern that could lead to a better placement, and the overall poor locality is
reﬂected on the estimated slowdown.
5 Conclusions
We have described ADAMANT, a set of tools to capture, analyze, and manage data movement.
As an application of ADAMANT, we demonstrated how it can be used to analyze programs
and evaluate the impact of diﬀerent memory conﬁgurations employing NVM memory as an
alternative for DRAM in main memory.
The per-object information provided by ADAMANT is necessary for this kind of analysis
in which information about objects cannot be aggregated and to preserve a per object view. In
Graph500 case we are able to devise a data placement that outperforms a caching. In the other
two cases, the understanding of data objects and access patterns made it possible to identify
the sources of ineﬃciency (e.g. poor locality and sensitivity to memory latency); pointing out
the objects involved provides a target for refactoring aiming at reducing the impact of slower
memory technology.
To this end we continue to develop ADAMANT and extends its analysis capabilities. Be-
yond that, improving performance further would require a runtime system that dynamically
manages objects in memory, migrating objects between NUMA nodes to direct as many refer-
ences to the faster memory. Future work will also address this need by coordinating objects
allocation, access, and placement dynamically. In addition, we are working on supporting other
performance metrics and counters.
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